Variable resolution Associative Memory optimization and simulation for the ATLAS FastTracker project

Carmela Luongo

INFN - Pisa

July 3, 2013

July 3, 2013

1 / 18

Carmela Luongo (INFN - Pisa)

Outline

- The FastTracker (FTK)
 - FastTracker for the ATLAS trigger upgrade
 - FTK algorithm
- Associative Memory (AM)
- Variable Resolution patterns
- Simulation study
 - Multiple DC-bits study
 - HW constraints per pile-up events
 - Configurations
- Conclusions



The FastTracker (FTK)

FastTracker for the ATLAS trigger upgrade

- FTK reconstructs charged particles trajectories in the silicon detectors (Pixel & SCT) at "1.5" trigger level.
- Extremely difficult task

~70 overlapping events (pile-up) at Phase I highest luminosity.



FTK processing unit



July 3, 2013 4 / 18

Carmela Luongo (INFN - Pisa)

FTK processing unit



E ∽ < . ~ July 3, 2013 4 / 18

FTK algorithm

Two sequential steps:

Pattern recognition, carried out by a dedicated device called Associative Memory (AM). Find coarse-resolution track candidates called "roads".

Track Fitter fits the full-resolution hits inside the road to determine the track parameters. Only the tracks passing the χ² cut are kept.





Pattern recognition w/ Associative Memory



AM = BINGO GAME



- player=pattern
- numbers on the card=bin
- extracted number=hit
- winning players=pattern matching

- Each pattern has its private HW to compare itself with the event
- Bingo game goes on until completion of detector readout
- All the winning patterns go to the output



All patterns compared in parallel with incoming data. Look for correlation of data received at different times (feature unique to AM chip)

Fast pattern matching

Flexible input

(日)

э



All patterns compared in parallel with incoming data. Look for correlation of data received at different times (feature unique to AM chip)

Fast pattern matching

Flexible input

< □ > < 同 >



All patterns compared in parallel with incoming data. Look for correlation of data received at different times (feature unique to AM chip)

Fast pattern matching

Flexible input

< □ > < 同 >

Parameters to define the pattern-bank performance

Pattern bank

Each track generates a hit pattern. The collection of all these patterns defines both the space of the tracks we are looking for and how they appear in the detector: this collection is the pattern bank

Trade-off

Number of roads vs number of fits \Rightarrow critical parameter: road width



- Too wide ⇒ more fake roads
 ⇒ excessive work for the Track Fitter
- Too narrow ⇒ more AM patterns ⇒ too large cost

Parameters to define the pattern-bank performance

Pattern bank

Each track generates a hit pattern. The collection of all these patterns defines both the space of the tracks we are looking for and how they appear in the detector: this collection is the pattern bank

Trade-off

Number of roads vs number of fits \Rightarrow critical parameter: road width



Parameters to define the pattern-bank performance

Pattern bank

Each track generates a hit pattern. The collection of all these patterns defines both the space of the tracks we are looking for and how they appear in the detector: this collection is the pattern bank

Trade-off

Number of roads vs number of fits \Rightarrow critical parameter: road width





ROADS/EVENT=342000

ROADS/EVENT=40000









Carmela Luongo (INFN - Pisa)



• Don't care (DC) on the least significant bit of hit position

- \Rightarrow Number of patterns within the HW limits
- \Rightarrow High rejection of fake roads



• Don't care (DC) on the least significant bit of hit position

- \Rightarrow Number of patterns within the HW limits
- \Rightarrow High rejection of fake roads



- Don't care (DC) on the least significant bit of hit position
- \Rightarrow Number of patterns within the HW limits
- \Rightarrow High rejection of fake roads



- Don't care (DC) on the least significant bit of hit position
- \Rightarrow Number of patterns within the HW limits
- \Rightarrow High rejection of fake roads

Many bits variable resolution



 No variable resolution ⇒ 3 patterns needed to accept the tracks

- Simple application
 ⇒ 1 pattern needed
 to accept the tracks
- Advanced application $\Rightarrow 1$ pattern needed but less volume

Many bits variable resolution



Any coincidence based trigger can exploit this technique!

Carmela Luongo (INFN - Pisa)

July 3, 2013 11 / 18

Goals

• Keeping high efficiency with limited number of patterns

- Limiting workload for the Track Fitter
- ⇒ Optimizing use of variable resolution patterns

Main parameters

- Pattern bank size
- Number of roads
- Roads size

Goals

- Keeping high efficiency with limited number of patterns
- Limiting workload for the Track Fitter
- > Optimizing use of variable resolution patterns

Main parameters

- Pattern bank size
- Number of roads
- Roads size
- Number of fits

Goals

- Keeping high efficiency with limited number of patterns
- Limiting workload for the Track Fitter
- \Rightarrow Optimizing use of variable resolution patterns

Goals

- Keeping high efficiency with limited number of patterns
- Limiting workload for the Track Fitter
- ⇒ Optimizing use of variable resolution patterns





Goals

- Keeping high efficiency with limited number of patterns
- Limiting workload for the Track Fitter
- ⇒ Optimizing use of variable resolution patterns





Goals

- Keeping high efficiency with limited number of patterns
- Limiting workload for the Track Fitter
- ⇒ Optimizing use of variable resolution patterns



- Pattern bank size
- Number of roads
- Roads size
- Number of fits



Goals

- Keeping high efficiency with limited number of patterns
- Limiting workload for the Track Fitter
- ⇒ Optimizing use of variable resolution patterns

Main parameters

- Pattern bank size
- Number of roads
- Roads size
- Number of fits



- ∢ (⊐) >

(▲ 国) ▲ 国)

HW constraints per pile-up events

Maximum limits for each board:

- $\bullet~8\times10^{6}$ patterns
- 8×10^3 roads
- 40×10^3 fits

Simulation results at 25 ns interbunch for 2015 and 2019:

- 46 pile-up events (2015): 16 boards working on 32 towers ⇒ constraints for each tower:
 - $#AMpatterns < 4 \times 10^{6}$
 - $\#Roads < 4 \times 10^3$
 - $\#Fits < 20 \times 10^3$

69 pile-up events (2019): 128 boards working on 64 towers

- \Rightarrow constraints for each tower:
 - $#AMpatterns < 16 \times 10^{6}$
 - $\# Roads < 16 \times 10^3$
 - $\#Fits < 80 \times 10^3$

Configurations

- High resolution road: 15x36x16
 - ightarrow 15x36 = number of pixels clustered in the same Super Strip ($\phi imes z$)
 - ightarrow ~16= number of strips clustered in the same Super Strip (ϕ)
- Dataset with 69 pile-up events
- Constraints:
 - $\#AM < 16M \times 10^6$
 - Roads $< 16 \times 10^3$
 - Fits $< 80 \times 10^3$
- AM bank configurations:
- (30x36)_{pix}x32_{sct}
- (30x72)_{pix}x32_{sct}
- (30x144)_{pix}x32_{sct}
- (30x72)_{pix}x64_{sct}

 \Rightarrow Grouping larger number of the detector channels makes the SS granularity decrease

Simulation Study

Results

Endcap - 69 pile-up events (~ 2019)

DC bit	#AM √10 ⁶	Efficiency(%) R=64	Roads/evt ·10 ³	Fits/evt .10 ³	Tracks/evt
(30x72) _{pix} x32 _{sct}	18	91.2	7.1	56	106
(30x72) _{pix} x32 _{sct}	16.8	91.2	6.9	55	
(30x72) _{pix} x32 _{sct}	15	91	6.2	50	
$(30x144)_{pix}x32_{sct}$	8	92	5	90	
(30x72) _{pix} x64 _{sct}	8	93	9	154	

Table: Results in endcap towers. #AM patterns, #Roads, #Fits and #Tracks are reported for one tower.

- The #Roads provides a measure of the fake roads
- The efficiency is evaluated on a single muon dataset (no pile-up)

Simulation Study

Results

Endcap - 69 pile-up events (~ 2019)

DC bit	#AM	Efficiency(%)	Roads/evt	Fits/evt	Tracks/evt
	·10°	R=64	·10 ³	·10 ³	
(30x72) _{pix} x32 _{sct}	18	91.2	7.1	56	106
(30x72) _{pix} x32 _{sct}	16.8	91.2	6.9	55	
(30x72) _{pix} x32 _{sct}	15	91	6.2	50	
(30x144) _{pix} x32 _{sct}	8	92	5	90	
(30x72) _{pix} x64 _{sct}	8	93	9	154	

Table: Results in endcap towers. #AM patterns, #Roads, #Fits and #Tracksare reported for one tower.

• For a given DC configuration:

- Reducing the number of patterns reduces the number of roads and fits
- Efficiency minimally reduced
- Number of fake roads proportional to the bank size

Simulation Study

Results

Endcap - 69 pile-up events (~ 2019)

DC bit	#AM	Efficiency(%)	Roads/evt	Fits/evt	Tracks/evt
	·10 ⁶	R=64	·10 ³	·10 ³	
(30x72) _{pix} x32 _{sct}	18	91.2	7.1	56	106
(30x72) _{pix} x32 _{sct}	16.8	91.2	6.9	55	
(30x72) _{pix} x32 _{sct}	15	91	6.2	50	
(30x144) _{pix} x32 _{sct}	8	92	5	90	
(30x72) _{pix} x64 _{sct}	8	93	9	154	

Table: Results in endcap towers. #AM patterns, #Roads, #Fits and #Tracks are reported for one tower.

- The power of the variable resolution pattern
 - Increased efficiency and reduced roads number
 - Half size bank!

Results

Barrel - 69 pile-up events (~ 2019)

DC bit	#AM	Efficiency(%)	Roads/evt	Fits/evt	Tracks/evt
	·10 ⁶	R=64	·10 ³	$\cdot 10^3$	
(30x72) _{pix} x32 _{sct}	21	94.75	3.9	33	42
(30x72) _{pix} x32 _{sct}	18	94.07	3.4	28	38
(30x72) _{pix} x32 _{sct}	16.8	93.35	3.2	26	36
(30x144) _{pix} x32 _{sct}	8	95	4	60	
(30x72) _{pix} x64 _{sct}	8	96	6	98	

Table: Results in barrel towers. #AM patterns, #Roads, #Fits and #Tracks are reported for one tower.

Work in progress - 46 pile-up events (\sim 2015)

- Exploring better initial road resolutions and larger number of DC bits
- High resolution road: 11x18x12
 - \rightarrow 11x18 = number of pixels
 - \rightarrow 12 = number of strips
- We are trying some DC-bits bank configurations:
 - (22x72)_{pix}x24_{sct}
 - (44x72)_{pix}x48_{sct}
 - (44x144)_{pix}x48_{sct}
- We will have the efficiency, roads, and tracks numbers soon

July 3, 2013

17 / 18

- We have simulated complex configurations of the powerful variable resolution pattern-matching
 - The patterns are able to change in shape and matching volume
 - The "don't care" bit improves the precision only where needed
 - High rejection of fake roads \Rightarrow the number of roads out of the AM chip is reduced greatly by using the variable resolution patterns
 - High compression factor in case of similar patterns \Rightarrow the number of patterns in the AM chip is significantly reduced

Thanks to the variable resolution implementation we are able to set the architecture parameters so that all HW constraints are satisfied.